Sorry, the offer is not available,
but you can perform a new search or explore similar offers:

Senior Officer/Manager, Personal Wealth Executive, Pfs, Alor Setar Branch (Kedah)

Job Responsibilities.Responsible for marketing and promoting a wide range of banking products and services, including Unit Trust, Insurance, Deposits to our ...


From United Overseas Bank (Malaysia) Bhd - Kedah

Published 9 days ago

Maxis Sales Promoter

Position: Maxis Sales Promoter (Roving Team)- Training provided- Salary: RM 2,000.00- Travel Allowance: Pay & Claim Basis- Incentives: Based on Sales Perform...


From House Of Phone Sdn Bhd - Kedah

Published 8 days ago

Colection Advisor

Commission basis salary with attractive incentive.- Calling the past due customers (2 months & above) to remind their repayment obligation & ensure the colle...


From Cuckoo International Malaysia - Kedah

Published 2 days ago

Retail Assistant Fulltime & Part-Time - Publika

Responsible in assisting Area Manager / Store Manager & Supervisor in managing sales, operation, asset protection, and administrative duties of the store to ...


From Jovian Apparel Sdn Bhd - Kuala Lumpur

Published 8 days ago

Soc Silicon Design Graduate Trainee

Soc Silicon Design Graduate Trainee
Company:

Intel



Job Function:

Other

Details of the offer

In this position, you will be involving in the training, design and development of next generation SOC/CPU for wide range of Intel products. Your responsibilities will include some of the following but not limited to:
- Assist design unit owner in Register Transfer Level RTL model functional validation. Use CAD tool extensively to simulate logic behavior and circuit performance and direction of physical design for next generation, deep sub-micron embedded circuit solutions. Verify the circuit behavior against the original simulation model and first silicon.
- Define VLSI Structural Design methodology and developing design flows. Implement structural physical designs, such as synthesis, floor planning, power-grid and clock tree designs, timing budgeting and closure, place and route, RC-extraction and integration. Verify structural physical designs, such as functional equivalency, timing/performance, noise, layout design rules, reliability and power.
- Develop Analog IP on next generation deep submicron process for the Intel's SOC, perform tasks related to Very-large-scale integration VLSI complementary metal-oxide-semiconductor CMOS IC design, Solid state physics and physical layout. Such tasks may include: Circuit design of high speed clocking related circuits [phase-locked loop PLL, delay-locked loop DLL, bandgap] or high voltage input/output IO [double data rate DDR/LPDDR, General-purpose input/output GPIO, OPIO].
- Responsible for Integration of Third party IPs -- Synthesis, functional and/or timing convergence, and pre and post-si debug of IPs developed by various external vendors as well as within the company. Handling of signals crossing power planes and clock domains, industry standard protocols including hardware and software details dealing with Memory LPDDR, storage eMMC, SATA, UFS, peripherals PCIe, USB, and MIPI interfaces in SOC devices. System integration dealing with Si/ Platform/ FW/ MW/ drivers/ OS/ Apps on Android Windows-based tablets and phones.

Qualifications

You must possess a Bachelor of Engineering degree or a Master of Science degree in Electronic, Electrical or Computer Engineering. Additional qualifications include: - Familiarity with Very Large Scale Integration VLSI Complementary Metal-Oxide Semiconductor CMOS logic circuit design - Well versed in UNIX*, C programming and relevant Computer Aided Design CAD tools.

Inside this Business Group
The Silicon Engineering Group is a worldwide organization focused on the development and integration of SOCs, Cores, and critical IPs that power Intel’s leadership products. This business group leverages an incomparable mix of experts with different backgrounds, cultures, perspectives, and experiences to unleash the most innovative, amazing, and exciting computing experiences.

Other Locations

Malaysia, Penang

MYInternJR0123023Kulim


Source: Bebee2

Job Function:

Requirements


Knowledges:
Soc Silicon Design Graduate Trainee
Company:

Intel



Job Function:

Other

Built at: 2024-04-20T14:21:39.000Z